Regviz

Espressif Systems /ESP32-S2 /SPI0 /SLAVE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SLAVE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S2/SPI0/SLAVE#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (TRANS_DONE)TRANS_DONE0 (INT_RD_BUF_DONE_EN)INT_RD_BUF_DONE_EN0 (INT_WR_BUF_DONE_EN)INT_WR_BUF_DONE_EN0 (INT_RD_DMA_DONE_EN)INT_RD_DMA_DONE_EN0 (INT_WR_DMA_DONE_EN)INT_WR_DMA_DONE_EN0 (INT_TRANS_DONE_EN)INT_TRANS_DONE_EN0 (INT_DMA_SEG_TRANS_EN)INT_DMA_SEG_TRANS_EN0 (SEG_MAGIC_ERR_INT_EN)SEG_MAGIC_ERR_INT_EN0TRANS_CNT0 (TRANS_DONE_AUTO_CLR_EN)TRANS_DONE_AUTO_CLR_EN0 (MODE)MODE0 (SOFT_RESET)SOFT_RESET

Description

SPI slave control register

Fields

TRANS_DONE

The interrupt raw bit for the completion of any operation in both the master mode and the slave mode. Can not be changed by CONF_buf.
INT_RD_BUF_DONE_EN

SPI_SLV_RD_BUF_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state.
INT_WR_BUF_DONE_EN

SPI_SLV_WR_BUF_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state.
INT_RD_DMA_DONE_EN

SPI_SLV_RD_DMA_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state.
INT_WR_DMA_DONE_EN

SPI_SLV_WR_DMA_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state.
INT_TRANS_DONE_EN

SPI_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state.
INT_DMA_SEG_TRANS_EN

SPI_DMA_SEG_TRANS_DONE Interrupt enable. 1: enable 0: disable. Can be configured in CONF state.
SEG_MAGIC_ERR_INT_EN

1: Enable seg magic value error interrupt. 0: Others. Can be configured in CONF state.
TRANS_CNT

The operations counter in both the master mode and the slave mode.
TRANS_DONE_AUTO_CLR_EN

SPI_TRANS_DONE auto clear enable, clear it 3 apb cycles after the pos edge of SPI_TRANS_DONE. 0:disable. 1: enable. Can be configured in CONF state.
MODE

Set SPI work mode. 1: slave mode 0: master mode.
SOFT_RESET

Software reset enable, reset the spi clock line cs line and data lines. Can be configured in CONF state.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data